Abstract-A new high-current, low-rise-time, and high-precision pulse generator is presented. The topology is based on the use of different stages, each one specific for a particular operation range in terms of power and switching frequency. This approach allows to accomplish current, voltage, and precision requirements with standard semiconductors. Moreover, the proposed topology provides an independent and flexible adjustment of the pulse parameters (rise and fall times, flat-top duration, pulse amplitude, etc.). Experimental results are provided to validate the control of the proposed topology.
I. INTRODUCTION

H
IGH current pulsed power converters based on a capacitor-discharge topology are the best option for an inductive load that requires fast rise time, short settling time, and extremely precise flat top [1] , [2] . This topology is composed by a capacitor bank that is initially charged to be later discharged through a semiconductor switch in the inductive load [3] . The capacitor bank and the load compose a damped resonant circuit. This basic circuit can be further improved with a third harmonic circuit and an active filter to produce high current pulses with a high precision flat top [4] . However, this system presents some disadvantages.
1) The current-pulse parameters (flat-top duration, and rise and fall times) depend on the resonant circuit and the input voltage. 2) There is a strong dependency on load parameters. 3) Reduced efficiency. Power dissipation circuits are often required to discharge the capacitor bank between pulses. 4) High rms value of the current pulse. The sinusoidal shape in the load current increases the rms value. In order to overcome these drawbacks, this study proposes a novel topology for high current high precision pulsed current source applications.
II. MULTIPLE-STAGE CONVERTER TOPOLOGY
In pulsed power applications with an RL load, a trapezoidal waveform is the best solution to reduce the load rms current. Fig. 1 shows the load current and voltage. The current waveform implies the application of a high voltage V H during rise and fall times, and a low voltage V F T during the flat top.
The necessary input voltage to reach a current flat top I REF in a rise time t r can be calculated as:
where the load resistance has been considered negligible, due to the low influence of this term in typical pulsed loads. The flat-top voltage is given by the drop voltage on the resistive component of the load
The development of semiconductor devices with increased current and voltage capabilities offers new possibilities to develop converters with improved performances [5] - [7] . However, the semiconductor technology does not allow to obtain 0885-8993/$26.00 © 2011 IEEE with a same component the high currents (few kiloamperes), the high voltages (several kilovolts) and the high switching frequency necessary to achieve the high precision required. A twostage voltage converter based on a high-voltage stage for the rise and fall times and a low voltage stage to control the flat-top current is proposed in [8] . This approach allows to reach the flat-top current in a shorter time and to decrease the switching frequency at flat top compared to a single-stage converter. However, since the flat-top structure must handle the total output current, the precision is bounded by the maximum switching frequency of its high-current semiconductors.
To overcome these problems a multiple stage current converter based on three structures with different voltage and current ranges that connect sequentially during the pulse-generation stages is proposed (see Fig. 2 ). The aim is to use structure 1 (high voltage and current) during rise and fall times, structure 2 (low voltage and high current) to control the flat-top mean current with moderate precision, and structure 3 (low voltage and current) to control the load current with the required precision.
The operational principle of this topology is summarized as follows.
Rise time: During this stage, the only structure that remains active is structure 1, which initiates the charge of L 1 and L through the high voltage source
Therefore, switches S 1 and S 2 are turned ON and S 3 and S 4 are turned OFF. If the load resistance is negligible, i 1 = i L increase with a slope given by
Flat top: When currents i L = i 1 reach the reference value I REF , structure 1 is disconnected and structures 2 and 3 are connected by means of S 1 turning-off and S 3 turning-on. The voltages of these structures, V C 2 and V C 3 , must be higher than I REF · R. The turning-on of S 3 allows the connection of the active filter and the capacitor C to the node (A). C is connected in parallel to structure 3 to avoid overvoltage in this node.
Since structure 2 must handle the high load current, a medium S 4 switching frequency, f I 1 , must be adopted. As a consequence, a peak-to-peak ripple current ΔI 1 , much higher than the required one, is obtained. Assuming that the forward voltage of the devices is negligible, the expression of ΔI 1 is given by
In order to cancel ΔI 1 , structure 3 must operate at a switching frequency f IF higher than f I 1 . This structure generates a ripple current ΔI f as follows:
Fall time: To decrease the load current, all switches are turned OFF. The energy stored in the load and inductor L 1 returns to the capacitor bank C 1 through D 1 , D 2 , and D 4 . The current difference between i L 1 and i L when S 3 is turned OFF flows through D 5 . Table I resumes the requirements for the semiconductor devices, where f P is the pulse repetition frequency. Fig. 3 shows the current waveforms of the proposed system and the state of the different semiconductor switches.
III. CONTROL SYSTEM
As the system is composed by different interconnected structures, a transient is generated each time a structure is connected/disconnected. This aspect is critical at the beginning of the flat top, as the generated transient can exceed the system specifications of duration and amplitude. Fig. 4 shows an equivalent circuit of the system in the flat top, where G I 1 and G IF current generators model i 1 and i F , respectively.
The capacitor and the load form a second-order circuit with a low damping factor. If the initial conditions of the circuit are not
, an undesired oscillatory response will be generated. In practice, the appropriate conditions are very difficult to obtain due to possible delays in the devices operation (i.e., S 1 ) and measurement errors. Therefore, the control system must be able to handle the transient response. In order to achieve this, a state-feedback control is proposed to place the closed-loop poles of the secondorder circuit at ω P , so as to obtain a critical damped response. The feedback gains K V and K I are given by
where ω 0 is the resonant frequency of the RLC circuit and K f is the active filter gain. This gain is assumed constant as the bandwidth of the active filter is much larger than the bandwidth of the system. As the resulting transfer is a type-0 system, there will be a steady-state error in the mean value of i L , which is compensated by an external loop with an integral-type controller. The gain of this controller is adjusted to obtain a cutoff frequency of ω C . In order to obtain a transient response mainly dependant on the external loop bandwidth, the poles of the state feedback are placed above the bandwidth (ω P > ω C ).
The precision of the flat-top current depends mainly on the rejection of the system to current ripples ΔI f and ΔI 1 . Regarding ΔI f , it can only be attenuated by the RLC circuit transfer function (5), since the feedback loops do not reject it 
where
is the gain of the transfer function resulting from the state feedback of the RLC circuit. The worst-case ripple rejection occurs when ω C < ω I 1 < ω P , then ΔI 1 is attenuated as
Equation (7) shows that the ripple rejection on the flat top depends inversely on R. Hence, as the increase of the heating power dissipation tends to increase the load resistance, ΔI L is reduced and the rejection is improved. Operating with (4) and (7) yields a simpler expression
Equation (8) shows that a better rejection requires a larger ω P , i.e., a larger active filter frequency. In order to avoid increasing the active filter frequency, a feedforward loop is incorporated. This compensation is obtained by adding i 1 − I REF to the external loop reference. In this case, ΔI 1 in (8) is replaced by the residual ripple of the feedforward compensation, which allows to obtain a higher rejection.
IV. POWER SYSTEM
To evaluate aspects related to the power implementation, a pulsed source with the following specifications was considered: I REF = 2 kA, L = 1 mH, R = 0.15 Ω, t r = t f = 1 ms, f P = 1 Hz, and flat-top precision of 5 × 10 −4 . Using (1)-(3), the requirements given in Table II were obtained.
f I 1 and f IF were adopted to obtain a low stress on the semiconductors S 4 , D 4 , and H 1 . . . H 4 , which is defined by the required lifetime as regards thermal cycling capability. Concerning S 1 , S 2 , S 3 , D 1 , D 2 , and D 5 , their stress will depend on f P , which is very low.
The delays of S 4 and H 1 . . . H 4 generate an increase of ΔI 1 and ΔI f ripples. Hence, they must be considered when the ripple rejection is adjusted by (7) and (8) .
The reverse-recovery time of D 4 produces a reverse current proportional to the diode forward current and its slope during turn off, which flows through S 4 in addition to I 1 . Moreover, during this recovery time, both S 4 and D 4 are forward biased simultaneously. Hence, the S 4 current is only limited by stray inductances. Since i D 4 forward current and its slope are high, the maximum value of the reverse current can damage S 4 ; therefore, it should be taken into account for S 4 ratings. Additionally, stray inductances could generate an overvoltage across the diode that can damage it. This effect can be solved by using a low reverse-recovery time diode with a conventional snubber circuit. Although this phenomenon impacts on the converter efficiency, it does not affect the precision of the flat-top current.
In the flat top, the most influential parasitic component is the capacitor C equivalent series resistance, ESR, which modifies the poles and adds a zero at ω z = 1/(ESR · C) of the RLC function transfer. The poles modification is not a drawback, since they can be relocated by means of the feedback gains adjustment (K V and K I ). On the other hand, the zero could decrease the ΔI f ripple rejection calculated in (5), which affects the flat-top precision. To avoid this, the zero location must be ω z > ω IF , which can be achieved by adopting a capacitor with an appropriate ESR or through a parallel array of capacitors.
Concerning L 1 and L f , their possible variations (e.g., by hysteresis or by saturation) will change either the frequencies f I 1 and f IF (if hysteresis current control is used) or ΔI 1 and ΔI f (if fixed frequency current control is used). In both cases, the ripple rejection will be modified. Therefore, the lowest inductance values of L 1 and L f should be considered either to adjust the hysteresis bands or the ripple rejection by means of (5) and (8) . Another characteristic of L 1 and L f is their series resistances, which are low. In general, as the switching times are much lower than the associated time constants, the current waveforms are practically linear.
V. SIMULATIONS
In order to compare the proposed topology with the capacitive discharge one, both converters have been evaluated using MAT-LAB/Simulink. The simulation integrates the different effects of digital control, like communication and calculation delays or A/D conversions. The load and current pulse characteristics are the same as the ones in Section IV, considering a t f t of 1-3 ms. Fig. 5 shows a current pulse obtained with the capacitordischarge converter for a t f t = 1 ms. The resonant frequency and the input voltage were adjusted to 133 Hz and 2914 V, respectively. It can be noted that t r and t f are close to 1.4 ms.
If a flat top of 3 ms is considered, the resonant frequency and charging voltage should be modified to 44 Hz and 980 V. The most critical-parameter modification is the resonance frequency as it involves modifying the circuit elements. Moreover, the decrease in the resonance frequency leads to higher rise and fall times, which increases the associated current effective value [see Fig. 6 (solid line) ].
In the case of the proposed topology, the t r and t f t adjustments are independent and are defined by V C 1 (1) and C 2 , respectively. C 2 is sized in order to be able to deliver the required energy to the load (which is defined by t f t and I REF ), with a voltage drop that does not affect the i 1 control, i.e., V C 2 min > v C . In this case, C 2 is a 60 mF/500 V capacitor bank. Fig. 6 (dashed line) shows a current pulse of t f t = 3 ms using the proposed topology. It can be seen that, t r and t f are significantly lower, with a 30% reduction of the effective value. Fig. 7 shows a zoom of the load current during flat top. The transitory response at the beginning of flat top is adjusted to 200 μs by taking ω C = 2π2.7 kHz. The bandwidth and precision of the sensors have been assumed adequate for a high-precision measurement, which allows to obtain a precision close to 200 ppm. Generally, the precision will depend on both the sensors and the semiconductors switching frequencies. 
VI. EXPERIMENTAL RESULTS
Experimental tests were carried out on a low-power-scale prototype. The aim of these tests was to validate the controlled interconnection of stages and the associated control of the proposed topology, without focusing on the resulting precision. The current and voltage values of this prototype have been scaled down to laboratory levels, while the switching frequencies have been kept to maintain the system dynamics. The main parameters of the system are listed in Table III. The current control of i 1 and i F is performed by means of hysteresis current control. The hysteresis bands of i 1 and i F are adjusted to obtain a maximum switching frequency of 5 and 100 kHz, respectively. In order to fulfil the settling time requirement, the external loop bandwidth was adjusted to 2.7 kHz, while the closed-loop poles of the state feedback were located in 15 KHz so as not to affect the stability of the external loop or to influence the transient response.
The proposed control system was implemented by a specific electronic board composed of a Xilinx FPGA XCS40XL and a 16-bit analog/digital acquisition module. The main block of the control system performs the following tasks: 1) structure interconnection management; 2) i 1 and i F digital hysteresis current controls, 3) control loop algorithms, 4) management of control and communication with the analog/digital acquisition module. The acquisition module consists of four 16-bit ADC with their corresponding differential input filters, while the sampling frequency is 1 MHz. The measurement of i 1 and i L was performed with Hall effect current sensors (accuracy ±0.5%) and the measurement of i F through a Pearson-type current sensor (accuracy ±1%).
A current pulse with no significant transient response during the coupling of structures (beginning and end of the flat top) was obtained; times t r , t f , and t f t were within specifications (see Fig. 8 ). t r was greater than t f because, during the rise time, the forward voltage of the devices and V C 1 have an opposite polarity, while during the fall time they have the same polarity. In the full-scale prototype, this effect will be negligible since V C 1 is much greater than the voltage drop of the devices.
The transitory response at flat top beginning is shown in Fig. 9 , where its duration is 184 μs and its amplitude is 0.7% of I REF .
The measured precision in the flat top is close to 500 ppm.
VII. CONCLUSION
A new multiple-stage converter topology for pulsed current sources was proposed. The proposed topology allows to fulfil the requirements of flat top and rise/fall times independently. This feature provides flexibility in the adjustment of the pulse parameters, which allows the reduction of the pulse current effective value. Furthermore, the proposed system allows the recovery of the load energy during the fall time.
The aforementioned characteristics make the proposed topology suitable for high current pulses with high precision flat top and short rise and fall times applications. Besides, it allows to extend the converter operation boundaries parallel to the semiconductor technology improvements.
